VHDL on Rysino

We use clock enable signal to connect two counters.

sources from repo

Parts list
  • Rysino board
  • USB Blaster
  • miniUSB cabel